In order to ensure planarity while conducting sequential intergarted circuites (IC) delayering, it is preferred that each dielectric etch is stopped when a specific level is attained, which is uniform ...

Sequential logic analysis and design (Components of sequential circuits, Moore and Mealy models, latches and flip flops, state diagrams, construction of state tables, analysis of sequential circuits, ...